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Absfruct-A tool is presented which starting from high- 
level specifications of SC XA modulators (resolution, band- 
width and oversampling ratio) calculates first optimum 
specifications for the building blocks (opamps, comparator, 
etc.), and, then, optimum sizes for their schematics. At both 
design levels (high-level synthesis and cell dimensioning), 
optimization is performed via using statistical techniques 
and innovative heuristics, which allow global design (inde- 
pendent on the initial conditions) and increased computer 
efficiency as compared to conventional statistical optimim- 
tion techniques. The tool has been conceived to be flexible 
at the high-level part (via the use of an architecture inde- 
pendent, behavioral modeling approach) and completely 
open at the cell-design part. Performance of the tool is dem- 
onstrated via the automatic design of a 16bits-dynamic 
range, SKhz second-order SC EA modulator in 1.2pm 
CMOS technology, for which measurements on P fabri- 
cated prototype are reported. 
INTRODUCTION 
The continuous evolution of integrated circuit technology 
during the last dccade has paved the way for thc monolithic 
implementation of complete systems. including massivc signal 
processing and control c/igi/al circuitry togcther with Ihc cii if i-  
log interface circuitry. on a common silicon substmtc. I n  this 
way, application specific integrated circuits (ASICs) with full 
custom operability can be designed for areas of strong eco- 
nomic interest like communications, data recovcry. and thc like 
[ I ] .  It has motivated a continuous increase of thc pcrcentagc of 
mixed ICs in the ASIC markctplace. ;I perccnlagc which is 
foreseen to double during this decadc. to approximalcly 45% 
for the late 90's. 
The trend towards mixed A/D microclcctronic dcsiyi has 
been reinforced due to thc availability of innovativc circuit 
design techniques providing high resolr~~ioii i n  standard digital 
technologies and with no trimming requirements. I n  p;irticul;u. 
overson~plitig corrverters. and more specilically ZA r t ~ o c h / a r / o r i  
structures. provide a very convenient vehiclc for thc implcmcn- 
talion of data converters with rcsolution lcvcls up IO 20biIs for 
instrumentation application 121. and l6bits 131. and more 141. 
for audio applications. Also. ;I major trcnd c;In bc identified 
today towards thc exrendcd application of ovcrs;impling mclh- 
ods to higher signal frequencies by using propcr systcm lcvcl 
architectures [SI. 
Manual ZA modulator dcsign. and in general m:inu;il analog 
circuit design, can hardly meet the cost and trmc-to-mxkct 
constraints for successful A D  ASIC production. Hcncc. an:]- 
log design automation bccomes a must to m,Ac A/D ASlC 
design economically fcasiblc. Most of thc previously rcporlcd 
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analog design tools have focused on cell design (mainly oper- 
ational amplifiers) 161 and are. typically. closed systems. where 
automation is only available to a reduced set of topologies. In 
[7] the authors have proposed a new methodology to design 
analog cells, which is intrinsically open and rcquires only min- 
imal designer interaction. thus making the design of arbitrary 
analog cell schemalics available to noncxpert analog designcrs. 
In this communication, this methodology is extended to 
include the automalcd dcsign of M modulators, from thc high- 
level converter spccificalions to thc sizcs of [he analog cclls. 
Some major features of thc propscd IOOI arc: 
a) Flexible high- l e id  s~trihesis (calculation of Ihc cell 
specifications from thc modulalor systcm-level specifi- 
cations). achicvcd through Ihc usc of hehniiiurn/ repre- 
sentations cor the diffcrcnt noisc and nonidealilies which 
limit ZA modulator resolution. Equations supporling 
these behavioral representations has k e n  obtained vi;) 
exhaustivc noise analysis of gcncral switchcd-capaciior 
circuits. and. morc spccifically. of SC XA modulators. 
b) Use of a sittirrlaiiorr h m 4 .  inlrinsically open approach 
for the sizing of thc ctrra/o,q (*ells. This allow noncxpcri 
dcsigners to sizc complcx ccll architectures. as requestcd 
for demanding CA modulator spccifications. 
c)  Opiirtirmi global dcsign. achicvcd by thc usc of siaiisfi- 
m l  op~iriiimioti tcchniqucs and i ~ i ~ r o i * n i i \ ~ ~  heiirisiic-s 
(variable scnlc for random displacements in the pwamc- 
tcr spacc. notimonotonic tcmpcraturc. DC operating 
point precalculation for ccll sizing. etc.) lo reduce thc 
influence of initial p;uamctcr estimhtes and to improvc 
computational efficicncy. Thesc innovativc heuristics 
allow to rcduce Ihc total itcration count for optimization 
by. at least, onc ordcr magnitudc as comparcd to convcn- 
lional simulalcd ;innc;iling ;ilgoril hms. 
d)  Possibility for liisl cvp/o iu i iot i  of thc dcsign paramctcr 
S ~ J C C  for modularor xchilccturcs. as a way to provide 
insight on involvcd spccification tradc-offs and calcu1;i- 
lion of thc iuchiiccturc 1hcorclic;il limits owing to thc 
rcquircmcnls imposcd on Ihc an;rlog ccll spccilications. 
SIGMA-~NX~A MODUI.AIOKS I>IISIGN FLOW 
A Z.4 modulation-bascd analog-io-digital converter com- 
prises two major blocks: thc analog nioclitlnior and the digital 
clecinm/ioti filter. This communication focuses on thc analog 
modulator. Fig. I prcscnls ;I conceptual diagram of the opcra- 
tion flow for thc dcsign o f  CA modulalors. First. a convenicnt 
architecture musl bc sclcctcd according to the requested high- 
level convcrtcr spccificalions (signal baseband. resolution and 
oversampling ratio). By thc way of cxamplc. Fig.2shows a scc- 
ond-ordcr SC EA mtxluliltor 181. Thcn. lhcsc high-level speci- 
fications musl hc mappcd inlo corrcsponding terminal 
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specifications for the analog cells used in the modulator circuit 
architecture: opamps, comparators. switches. etc. (see Fig.2 for 
illustration). Next, convenient cell topologies must be selected 
and sized to meet the required terminal specifications. Finally. 
a layout of the modulator must be generated according to the 
calculated sizes, With the exception of the layout phase (whose 
importance to achieve proper converter operation cannot bc 
underestimated) the remaining steps in Fig. 1 involve advnnced 
electrical modeling and nonlinear circuit analysis techniques. 
as well as solving highly nonlinear problems found in large 
dimension design parameter spaces. Consequently. manual XA 
modulator design is available only to expert analog designers 
and requires long design cycles, even for these experts. These 
observations are especially pertinent i l  lxgc. and typically 
overdetermined parameter spaces must be explored for opti- 
mum achievement of the design objectives ;rssoci:ilcd with 
demanding designs. 
TOOL AKCHI'I'ECI'L'RI~ OL' ~ L I N l i  
Fig.3 is a block diagram for the part of the tool dcdicatcd lo 
high-level synthesis, where an inner equolio,i hosed optimiza- 
tion loop supervised by a outer simulation based monitoring 
loop are implemented. Behavioral models for the simulation 
loop are automatically generated by the 1001. Simulators con- 
sidered are TOSCA [9], a special purpose SC I A  simulator 
developed at Pavia University. and HSPICE [ 101. Table I gives 
an overview of the different noise conlrihutioii considered [ 11 1. 
Initial Cells Specs 
7 
............................. * ........... 
Simulations I 
Fig. 3. I'iolxncd '1'001 B l o c k  1)iagrani 
Fig.4 is a block diagram for the parl of the tool dedicated to ccll 
design. which is .\itnrrlurioti hrrscd. 
The formulation of the cost function lor thc oplimization pro- 
cess is similar for the high-level synthesis part and the cell 
design part. Assume. lor illusIration purposes. a general case 
where the circuit is targeted lo achieve a number of perfor- 
~ m c e  spcJc-rfrrotro~rs (for instance, A0280dB. SR2 lOV/ps, etc.) 
together with some c k s i g t i  ohjwlives (minimum ~ e i ~  or power.
maximum bandwidth. etc.). Mathematically this can be formu- 
lated as a multi-ohjcctive constrained optimization problem. 
whcrc Yj denotes the value of the i - th design objective; Y. and 
Z, denote values of the circuit specifications; and YjE and ZkE 
are their tiugcts (for inslance. A,280dB. settling timcl0.lps). 
Two different lypcs of  specifications arc considered: srro/ig 
and ~.ecrk. Strong spccilications correspond to critical perfor- 
mance characteristics. withoul relaxation allowed. For weak 
spccilic:rtions. thc t:lrgcls can be rclaxcd to the extent con- 
trolled by the vnluc of ;isstxi;itcd weight p:lramctcrs. 
N o  cost function is Ihrmul:itcd for Ihosc regions where strong 
specifications ilrc violaled. Outside these regions. the cost 
function is dclincd in thc t ~ i t / i / t m r  scnsc. ;Is li)llows 
(2) nrirrinrizr (a (J.1 = nrc/.\ { F,,,,  ( Y,) , F ( Y i ) .  rZL ( z k )  1 ) y i  
where the por/iu/ cost funclions Fq,;(*J md Fyj(*)  are: 
I 
(3) 
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TABLE I: 
NOISE CONTRIBUTIONS AND NONIDEALITES INCLUDED 
OR=oversampling ratio; Gi=inteprator gain: CSAh(Fsampling cap.: PSDbv=whitc 
noise spectral density at the opamp input: TR=comparator resolution time: Lc= 
capacitor nonlinearity: Ao=opamp DC pain: GRW=opamp gain-bandwidth pmduct: 
SRwpamp slew-rate: OSwpamp output swing: R O p m a l o g  switch on resistance 
PRACTICAL RESUlllS 
Parameters 
Evaluation 
Parameters 
Fig. 4: Siniulation based cell design concept 
where HI, is a positive real numbcr and for K f * }  we have. 
with k, positive real. Functions FZ(*) 's  arc dcfined as Fy(* )*s  
but with negative weight values. Weight paramctcrs arc uscd to 
give priority to the associated dcsign objectives and wcak spcc- 
ifications. 
Updating of the design paramctcrs among interations is done 
heuristically. following stnrisrird op/ii i i ix/ioii principlcs. An 
updating vector. Ax. is imdoti i ly  gcncratcd at each itcmtion. 
The value of the cost function is calculatcd at the ncw pxamc- 
tcr space point and comparcd to the prcvious one. The new 
point is accepted in case the cost function has ;I lower valuc. I t  
may also be accepted in casc the cost function incrc;iscs. 
according to a p,.obnhi/is/fir,tr,io,l depcnding on :I / m p e i u l / / i . c  
pnrntneter. 7. This probability of :icccpt;mcc ch:inges during 
the process. being high at Ihc beginning (for large '0 and 
decreasing as the systcm cools (decreasing T) .  As mcntioncd 
previously, several innovative heuristics have becn dcvclopcd 
to increase efficiency of this process :IS well ;IS to make i t  indc- 
pendent of the initial estim;itc of the p;ir;rmctcr valucs. 
The XA modulator of Fig.2 was designed automatically to 
meet the system level specifications of Table 11. in  a 1.2pm n- 
well doublc poly doublc metal CMOS technology. 
Table I1 shows the results of the high-level synthesis. 
obtained after 10' iterations in 5s CPU time on a SUN Sparcs- 
tation. starting from a randomly selected point in the design 
parameter space. This table shows optimized spccifications for 
the analog cclls. togcther with some technological require- 
ments and a summary of the different noise figures. Fig3 
shows the analog cell schematics used for the physical design 
of Fig.2. These schematics were automatically sized. using the 
cell design part of the tool. for optimum achievement of the 
specifications in  Table 11. The sizing process stancd also from 
a random point and took about 1 hour CPU time per cell. 
Area of the core modulator in thc fabricated prototypc is 
about 0.98 mm2. Tables TII(a) and (b) show mcasuremenl 
results for the opamp and comparator. Slight deviations in GB 
of the opamp and Tp's of the comparator are due to inexact cal- 
culation of thc load capacitor valuc. since a protoboard bread- 
bo;rd was uscd for testing. and buffering to the output nodcs 
was not provided in  the circuitThe modulator was tcstcd by 
performing the FFT of sequences of 65.536 consecutive output 
samples (acquired via an HP82000 unit) for an input tone of 
8Khz (signal source second harmonic lcvcl was -90dB below 
the first) and using different signal amplitudes. A summary of 
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shows a surface in the design space of a second order ZA mod- 
ulator. 
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Fig. 5: Opamp and comparator tcheniaticr 
the measurements performed on thc modulator is shown in 
Table IV. where resolution is calculatcd according to the defi- 
nition in [SI. the same used for the high-level synthesis tool. 
The slight difference regarding the specified 16bits is due to 
an excessive opamp noise. most probably originated in the 
measurement setup. Owing to the use of the tool described 
herein. the design of this modulator was completed in just the 
time required for the layout, which was very carefully realized 
by hand in about one week designer work. The high-level syn- 
thesis tool is also very useful to explore design spaccs of XA 
modulator architectures, as it is illustrated by Fig.6. which 
TABLE 111: 
SIMULATIONS A N D  MEASUREMENTS FOR THE CELLS 
Fig.6: In-band noise VI GI3 and K,,,, f o r  a sccond ordcr modula1or: OR3256 
TAr3LE 1v 
MEASIJRI:MI:.NI'S IOR TI IE MOIXJLXI'OK 
I Resolution I 15.7 Bits I 
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